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
Abstract—The Bi-mode Gate Commutated Thyristor (BGCT) is 
an advanced reverse conducting device aiming high power 
applications. Due to the high degree of interdigitation of diode 
parts and Gate Commutated Thyristor (GCT) parts, it is necessary 
to investigate how to best separate the two and at the same time, 
how to maximise the individual power handling capability. This 
work underpins the latter, for the GCT part. In achieving that, this 
letter details the optimisation direction, identifies the design 
parameters that influence the Maximum Controllable Current 
(MCC) and thereafter introduces a new design attribute, the “p-
zone”. This new design not only improves the MCC at high 
temperature, but also at low temperature, yielding temperature 
independent current handling capability and at least 1000 A, or 
23.5 % of improvement compared to the state-of-the-art. As a 
result, the proposed design constitutes an enabler for optimally 
designed bi-mode devices rated at least 5000 A for applications 
with the highest power requirement. 
 
Index Terms— Full Wafer Modelling, Reverse Conducting, 
Gate Commutated Thyristor, Maximum Controllable Current, 
MCC. 
   INTRODUCTION 
igh power applications and systems such as industrial 
Medium Voltage Drives (MVD), wind-power  conversion 
systems, STATCOMs and railway interties are better served by 
silicon bipolar devices because of the high voltage, high current 
handling capability and low on state losses. The Integrated Gate 
Commutated Thyristor (IGCT) has become the device of choice 
for the above-mentioned systems due to its optimal 
performance, high reliability and the ease by which it can be 
tailored to meet the specific operating requirements set by the 
application. Recently proposed innovations further improved 
the state-of-the-art IGCTs. These include improvements aiming 
further increase of the current handling capability [1]–[3] and 
voltage rating [4], [5] or to increase the operating junction 
temperature of the device [2].  
The Reverse Conducting IGCT (RC-IGCT) allowed the 
reduction of component count in Voltage Source Inverters [6]. 
The BGCT [7] is an advanced reverse conducting technology  
which aptitudes superior device characteristics [7], [8]. It 
features a high degree of interdigitation of GCT and diode 
segments. The BGCT was experimentally verified on 38 mm 
[8] and 91 mm wafers [9]. The neo design approach for BGCTs 
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proposed in [10] supersedes the conventional design 
optimization methodology for the MCC [11]. It comprises a 
“less than full” GCT cathode segment placed in the proximity 
of the diode separation to terminate the GCT part. It 
additionally improves the MCC and minimises the on-state 
losses. The effectiveness of the HPT+ technology on BGCTs 
and the impact of shallow diode anodes on the MCC was 
investigated in [12] but not on the neo BGCTs.  
The procedure to maximise the controllable current requires 
a progressive and systematic failure analysis. Starting from a 
reference design, the MCC is quantified and the location and 
mechanism of failure is analysed. In this letter, the design 
parameters influencing the MCC are identified at first, which 
subsequently leads to the introduction of a new design feature, 
the p-zone, and to an optimal BGCT design. The proposed 
optimal BGCT with p-zone yields very high, and temperature 
independent MCC. It indeed underpins the development of 
large area (91 mm in diameter) 4.5 kV BGCTs with current 
rating larger than 5000 A, which was previously impossible.  
 
   METHODOLOGY 
To compare device design solutions and to assess the MCC 
performance, we performed failure analysis with a complex 
mixed mode Technology Computer Aided Design (TCAD) 
model that was previously developed and validated  [10]–[12]. 
It includes a model for the wafer device but also the external 
circuit and gate unit. A 91 mm BGCT wafer device is depicted 
in Fig. 1a. The model for the wafer device is depicted in Fig. 
1b. It is mixed-mode, it consists of two Finite Element Method 
(FEM) cells, which interconnect with SPICE wires and compact 
circuit components. To attain the failure and therefore the 
MCC, starting from low on-state current, every successful turn-
off is followed by another turn off simulation at increased 
current level, until a failure to turn off is recorded. During these, 
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Fig. 1. The 4.5kV 91mm Bi-mode GCT wafer device (a) and the BGCT wafer 
model (b) 
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the DC-link voltage is kept constant at 2.7 kV.    
Two BGCT structure types are considered. The conventional 
BGCT, where the GCT part is optimised for high MCC in the 
conventional way [11] (Fig. 2a) and the neo BGCT [10] (Fig. 
2b) with a “less than full” GCT cathode segment terminating the 
GCT part. The “less than full” segment is chosen to be about ¾ 
of the full GCT cathode segment width. This is the maximum 
“less than full” cathode finger size to maintain the predicted 
merits of the neo design [10]; it therefore serves as the limiting 
case. The impact of varying GCT p-base junction curvature and 
that of HPT+ junction on the MCC is then analysed. The HPT+ 
structured p-base junction for the conventional BGCT and the 
neo BGCT is illustrated with dotted lines in Fig. 2. A new design, 
the p-zone HPT+ neo BGCT is then introduced (Fig. 2c) to 
maximise the achievable MCC.  
  DESIGN PARAMETERS INFLUENCING THE MCC 
Neo design with shallow diode anode 
The shape of p-base junction that terminates the GCT part 
can affect the field concentration locally and can potentially 
induce lower current turn-off capability. This is more prominent 
when shallow diodes and neo design is adopted. The current 
handling capability of the neo BGCT with shallow diode anode 
is compared to the conventionally optimized BGCT in Fig. 3a. 
As shown, the MCC is higher, both at room and high 
temperature. The first to fail turn-off waveforms are depicted in 
Fig. 4. The failure mechanism of the neo BGCT with shallow 
diode anode (Fig. 4b) is identical to that of the conventional 
BGCT with shallow diode (Fig. 4a). However, the failure to turn 
off occurs at higher current. As shown, both fail due to the 
parasitic re-triggering of the “region to turn off last” and it is 
induced by dynamic avalanche. They are indeed in accordance 
to the GCT failure mechanism explained in detail in [13] and 
[14]. Fig. 5 depicts the current density contours at the moment 
of turn-off failure for the “region to turn off last”. It reveals the 
location of failure within the “region to turn off last” of the 
BGCT. For the conventional BGCT with shallow diode anode it 
is always the central cathode that fails (Fig. 5a), whereas for the 
neo BGCT the location of failure (Fig. 5b) changes with 
increasing temperature. At 400 K, the “less than full” cathode 
fails whereas at 300 K the full-sized segment fails. With 
increasing temperature, the junction voltage reduces. This 
makes the far edge of the “less than full” cathode segment more 
vulnerable to retriggering. Despite that, the neo BGCT preserves 
the advantage of the MCC compared to the conventional design 
also when shallow diode anodes are comprised, something that 
has been shown for the first time. 
The effect of GCT p-base junction curvature 
The junction curvature can be modified by moving the 
aluminium implantation edge progressively towards the diode 
side whilst keeping the boron implantation area unaltered. The 
MCC performance of a design that meets the above-mentioned 
characteristic, is shown in Fig. 3b. It achieves higher MCC at 
400 K but equal room temperature performance. The current 
density contours depicted in Fig. 5c show that the location of 
failure moved from the terminating segment to the middle ones 
also at 400 K. Without a doubt, the results show that the shape 
of the p-base junction at the edge can strongly affect the final 
current capability of the neo design.  
High Power Technology for further increase of power 
The implementation of HPT+ junctions can be done through 
an additional aluminium implantation, masked around the GCT 
cathode regions. Because of the additional implantation 
involved, multiple variations can be achieved when altering one 
aluminium implantation area independently to the other. Fig. 6a 
summarises the MCC simulation results for structures with 
Fig. 4. First to fail turn off waveforms at 300 K. DUT1 corresponds to “region 
to turn off last” and DUT2 to the “bulk” parts of model depicted in Fig. 1b. 
(a) Conventional BGCT with shallow 
diode anode 
(b) Neo BGCT with shallow diode 
anode 
 
(a) Conventional BGCT featuring 
shallow diode anode.  
 
(b) Neo BGCT featuring shallow 
diode anode.  
 
(c) HPT+ neo BGCT with p-zone 
Fig. 2. Schematic structures of BGCT half-cells.
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Fig. 3. MCC results (last pass) for conventional and neo BGCT (non HPT+) 
designs at T=300 K and 400 K. 
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HPT+. When compared to those of Fig. 3, a step-increase is 
achieved, both for the conventional BGCT and the neo BGCT. 
However, the neo design with HPT+ does not offer any 
additional MCC advantage when compared to the conventional 
BGCT with HPT+.  
The MCC advantage of the neo BGCTs over conventional 
BGCTs is attributed to the wider plasma spread in the drift 
region during GCT operation which reduces the impact 
ionization at the middle of the GCT part. With a “less than full” 
cathode segment being ¾ full-segment wide, the effective width 
(defined as the distance carriers cover when travelling laterally 
under the cathode towards the gate), is up to ¼ longer than the 
effective width of a full segment. That is the maximum width 
that maintains the merits of neo design if conventional p-
base/drift junction is utilised. HPT+ profoundly alters the E-
field distribution and reduces the susceptibility of all cathodes 
to latch-up, also when the neo design is adopted. This explains 
why a higher turn-off current becomes possible with HPT+. 
Under these conditions of higher operating current however, the 
longer effective width and the associated asymmetry in the base 
resistance of neo segments becomes more impactful. As such, 
the added advantage of neo design associated with the wider 
plasma spread becomes less effective, which is why the neo 
BGCT with HPT+ offers no added MCC advantage when 
compared to the conventional BGCT with HPT+.  
With an optimised p-base junction curvature, an increase at 
high temperature is achieved, but no improvement at 300 K. 
The result is depicted in Fig. 6b. Further, the current density 
contours at the instance of failure, Fig. 7a, show that at 400 K, 
it is the “less than full” terminating segment that fails whereas, 
at 300 K, it is the centremost segment that fails.  
 The p-zone, a new design feature to maximize the current 
controllability and achieve temperature independent MCC 
An optimised local p-zone has been introduced at the far end 
of the “less than full” GCT cathode. A schematic illustration of 
this is shown in Fig. 2c. The MCC performance of the HPT+ 
neo BGCT with p-zone is depicted in Fig. 6c whereas the 
current density contours during failure are shown in Fig. 7b.  As 
shown, the “less than full” segment is no longer the weak point. 
The location of failure moves to the middle segment at 400 K, 
whereas at 300 K, a high increase in MCC is achieved.  
The p-zone reduces the resistivity locally, counters the effect 
of longer effective cathode width and enhances the extraction 
of holes from the proximity of the neo cathode during turn-off, 
both at low and high temperature. The result is that the current 
path under the neo-cathode becomes more efficient, which 
means for the same current, the relative amount of current under 
the neo segment increases and the relative amount flowing 
under the middle segments reduces. This is true both at high 
temperature and low temperature. At lower temperature though, 
the reduction of the relative amount of current flowing under 
the middle segment is more impactful because it is enhanced by 
the multiplying factor of stronger impact ionization. The 
consequence of a reduced current crowding in the middle 
finger, means avalanche induced re-triggering at the middle 
finger does not occur until up-to a higher turn-off current.  
The first to fail turn-off waveforms are depicted in Fig. 8. 
The failure mechanism still identifies as dynamic avalanche 
induced GCT cathode re-triggering but at least 5250 A are 
turned off before a failure is recorded, both at 300 K and 400 
K. Indeed, the p-zone allows the neo design concept to be 
utilised fully, also when boosted by the HPT+ technology. At 
T= 300 K up to 1000 A (23.5 %) higher MCC can be achieved 
resulting to a temperature independent current controllability.  
 CONCLUSIONS 
In this work, the GCT part of the BGCT was optimised for 
maximizing the possible current handling capability and 
subsequently a new design feature was introduced, the p-zone, 
to further increase the MCC and to enable temperature 
independent current handling capability. In all variants 
modelled and simulated, the diode part of the device featured 
shallow anodes. To achieve maximisation of the achievable 
MCC, the curvature of the p-base junction at the edge of the 
GCT part and the effectiveness of HPT+ were optimised. This 
work showed that the neo BGCT is a better choice than the 
conventional BGCT, also when shallow diode anodes are used. 
Further, it was shown that with the incorporation of the HPT+, 
at 400 K, the neo BGCT can lose the advantage over the 
conventional design, however the introduction of p-zone, can 
resolve this issue. Indeed, neo BGCTs with HPT+ and p-zone 
can achieve the highest possible MCC. Notably this MCC does 
not change with temperature and it is at least 1000 A (23.5%) 
more than the state-of-the-art. Therefore, it enables reverse 
conducting devices rated at least 5000 A for applications with 
the highest power requirement. 
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(b) 
 
(c) 
Fig. 6.  MCC results (last pass) for HPT+ designs, including all the “neo 
HPT+” variants. The MCC improvement of in bars is with respect to HPT+ 
concentional BGCT. 
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